Images are for reference only See Product Specifications
Orders Over
$5000Intel EP20K200EFC484-2X
The EP20K200EFC484-2X product offers a wide range of configurations with its 832 Macro and 376 IOs
Brands: Intel
Mfr.Part #: EP20K200EFC484-2X
Datasheet: EP20K200EFC484-2X Datasheet (PDF)
Package/Case: FBGA-484
Product Type: FPGAs (Field Programmable Gate Array)
RoHS Status:
Stock Condition: 8,162 pcs, New Original
Warranty: 1 Year Ovaga Warranty - Find Out More
0
1
EP20K200EFC484-2X General Description
Not just limited to standard functionalities, the EP20K200EFC484-2X also supports advanced features such as partial reconfiguration, dynamic reconfiguration, and remote system upgrade. This ensures adaptability and future-proofing, meeting the evolving demands of modern technology. Supported by the robust Quartus II software, users can benefit from a user-friendly design environment and state-of-the-art simulation and verification tools, streamlining the development process and ensuring seamless integration
Features
- Configuration devices for SRAM-based LUT devices offer the following
- features:
- Configures Altera ACEX 1K, APEX 20K (including APEX 20K, APEX 20KC, and APEX 20KE), APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K (including FLEX 10KE and FLEX 10KA) Mercury, Stratix, Stratix GX, Stratix II, and Stratix II GX devices
- Easy-to-use four-pin interface
- Low current during configuration and near-zero standby mode current
- Programming support with the Altera Programming Unit (APU) and programming hardware from Data I/O, BP Microsystems, and other third-party programmers
- Available in compact plastic packages
- 8-pin plastic dual in-line (PDIP) package
- 20-pin plastic J-lead chip carrier (PLCC) package
- 32-pin plastic thin quad flat pack (TQFP) package
- EPC2 device has reprogrammable flash configuration memory
- 5.0-V and 3.3-V in-system programmability (ISP) through the built-in IEEE Std.
- 1149.1 JTAG interface
- Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1
- Supports programming through Serial Vector Format File (.svf), Jam Standard Test and Programming Language (STAPL) Format File (.jam), JAM Byte Code File (.jbc), and the Quartus II and MAX+PLUS II softwares using the USB-Blaster, MasterBlaster, ByteBlaster II, EthernetBlaster, or ByteBlasterMV download cable
- Supports programming through Programmer Object File (.pof) for EPC1 and EPC1441 devices
- nINIT_CONF pin allows INIT_CONF JTAG instruction to begin FPGA configuration
Specifications
| Parameter | Value | Parameter | Value |
|---|---|---|---|
| Manufacturer | Intel | Product Category | FPGA - Field Programmable Gate Array |
| RoHS | N | Series | APEX 20K EP20K200E |
| Number of Logic Elements | 8320 LE | Adaptive Logic Modules - ALMs | - |
| Embedded Memory | 104 kbit | Number of I/Os | 376 I/O |
| Supply Voltage - Min | 2.5 V | Supply Voltage - Max | 2.5 V |
| Minimum Operating Temperature | 0 C | Maximum Operating Temperature | + 70 C |
| Mounting Style | SMD/SMT | Package / Case | FBGA-484 |
| Packaging | ["Tray"] | Brand | Intel / Altera |
| Maximum Operating Frequency | 170 MHz | Moisture Sensitive | Yes |
| Number of Gates | 526000 | Number of Logic Array Blocks - LABs | 832 LAB |
| Operating Supply Voltage | 2.5 V | Product Type | FPGA - Field Programmable Gate Array |
| Factory Pack Quantity | 60 | Subcategory | Programmable Logic ICs |
| Total Memory | 106496 bit | Tradename | APEX 20K |
| Part # Aliases | 966782 |
Shipping
| Shipping Type | Ship Fee | Lead Time | |
|---|---|---|---|
 |
DHL | $20.00-$40.00 (0.50 KG) | 2-5 days |
 |
Fedex | $20.00-$40.00 (0.50 KG) | 2-5 days |
 |
UPS | $20.00-$40.00 (0.50 KG) | 2-5 days |
 |
TNT | $20.00-$40.00 (0.50 KG) | 2-5 days |
 |
EMS | $20.00-$40.00 (0.50 KG) | 2-5 days |
 |
REGISTERED AIR MAIL | $20.00-$40.00 (0.50 KG) | 2-5 days |
Processing Time：Shipping fee depend on different zone and country.
Payment
| Terms of payment | Hand Fee | |
|---|---|---|
 |
Wire Transfer | charge US$30.00 banking fee. |
 |
Paypal | charge 4.0% service fee. |
 |
Credit Card | charge 3.5% service fee. |
 |
Western Union | charge US.00 banking fee. |
 |
Money Gram | charge US$0.00 banking fee. |
Guarantees
1.The electronic components you purchase include 365 Days Warranty, We guarantee product quality.
2.If some of the items you received aren't of perfect quality, we would resiponsibly arrange your refund or replacement. But the items must remain their orginal condition.
Packing
-
![Product]( "Product")
Step1 :Product
-
![Vacuum packaging]( "Vacuum packaging")
Step2 :Vacuum packaging
-
![Anti-static bag]( "Anti-static bag")
Step3 :Anti-static bag
-
![Individual packaging]( "Individual packaging")
Step4 :Individual packaging
-
![Packaging boxes]( "Packaging boxes")
Step5 :Packaging boxes
-
![bar-code shipping tag]( "bar-code shipping tag")
Step6 :bar-code shipping tag
All the products will packing in anti-staticbag. Ship with ESD antistatic protection.
Outside ESD packing’s lable will use ourcompany’s information: Part Mumber, Brand and Quantity.
We will inspect all the goods before shipment,ensure all the products at good condition and ensure the parts are new originalmatch datasheet.
After all the goods are ensure no problems afterpacking, we will packing safely and send by global express. It exhibitsexcellent puncture and tear resistance along with good seal integrity.
Part points
-
EP20K200EFC484-2X is a programmable logic chip from the EP20K family by Altera. It is designed for high-density and high-performance applications. The chip offers 200,000 usable gates and 184 user I/O pins. It features various functional blocks such as memory, I/O, and logic, which can be programmed using hardware description languages. The EP20K200EFC484-2X chip provides a reliable and flexible solution for complex digital circuit designs.
-
Equivalent
Some equivalent products of the EP20K200EFC484-2X chip include Xilinx XC2V2000-4FG456I, Altera EP2K200EFC484-2X, and Lattice XP20KHC-3VQ100C. -
Features
The EP20K200EFC484-2X is a field-programmable gate array (FPGA) with 200,000 logic elements, 472 user I/Os, and a core voltage of 1.5V. It offers a maximum capacity of 228kb RAM, supports bus interfaces such as LVDS and LVTTL, and operates at a maximum frequency of 219MHz. -
Pinout
The EP20K200EFC484-2X FPGA has a pin count of 484 and is designed for various applications. Its pins support various functions, including input/output (I/O), clock inputs, configuration control, and power supply. -
Manufacturer
Xilinx is the manufacturer of the EP20K200EFC484-2X. It is a multinational technology company specializing in the development and production of programmable logic devices, including field-programmable gate arrays (FPGAs). Xilinx is known for its advanced semiconductor offerings and is widely used in various industries such as automotive, telecommunications, aerospace, and more. -
Application Field
The EP20K200EFC484-2X is a Field Programmable Gate Array (FPGA) designed for high-speed and high-density applications. It is commonly used in industrial automation, telecommunications, data processing, and video and image processing. Its flexibility and processing power make it suitable for a wide range of applications requiring fast and efficient data processing. -
Package
The EP20K200EFC484-2X chip is a package type FC(BGA) with a form of 484-BGA and a size of 23mm x 23mm.
We provide high quality products, thoughtful service and after sale guarantee
-
![Product]( "Product")
We have rich products, can meet your various needs.
-
![quantity]( "quantity")
Minimum order quantity starts from 1pcs.
-
![shipping]( "shipping")
Lowest international shipping fee starts from $0.00
-
![guarantee]( "guarantee")
365 days quality guarantee for all products
